QSB Command List

Document Version 1.23 3/26/2014



Terms and Conditions of License for use of gratuitous software

Thank you for purchasing US Digital products.

By downloading or using US Digital software, you agree to the terms and conditions below and as further detailed on our website at http://www.usdigital.com/company/terms-conditions.shtml. If you do not agree with such terms and conditions, do not use the software. You may promptly return the software and other items that are part of this product in their original package with your sales receipt to your point of purchase for a full refund, or if you have downloaded this software from a US Digital web site, then you must stop using the software and destroy any copies of the software in your possession or control. These terms and conditions which accompany the original or new versions of the software and patches, point releases, maintenance releases, updates, enhancements, or upgrades thereto upon installation or download, are applicable.

Permission to use, copy, modify and distribute this software without fee is hereby granted. US Digital makes no warranty or representations about the suitability of the software for any purpose. It is provided "AS IS" without any express or implied warranty, including the implied warranties of merchantability, fitness for a particular purpose and non-infringement. US Digital shall not be liable for any direct, indirect, special or consequential damages resulting from the loss of use, data or projects, whether in an action of contract or tort, arising out of or in connection with the use or performance of this software. Your use of the software is entirely at your own risk. In connection with the software, you agree to comply with all export laws and restrictions and regulations of the Department of Commerce, the United States Department of Treasury Office of Foreign Assets Control ("OFAC"), or other United States or foreign agency or authority, and you agree not to export, or allow the export or re-export of the software in violation of any such restrictions, laws or regulations.

Downloading or using US Digital software is implicit acceptance of these terms and conditions and as further detailed at http://www.usdigital.com/company/terms-conditions.shtml.



Changelog

Date	Comment(s)
6/10/2013 3/26/2014	Version 1.22 Added command to support multiple baud rates. Version 1.23 Removed references to QSB-I product.



Product Features:

The QSB is an inexpensive device that provides an interface between a PC and many types of US Digital encoder products. In addition, some variations of the QSB also provide step and direction control signals to an MD2S stepper motor driver and provide 4-bits of digital I/O and 4 analog voltage inputs. There are four different variations in QSB product line.

QSB Variations:

- 1. The QSB-S provides one single-ended encoder interface (quadrature, PWM or Analog) or one analog input.
- The QSB-D provides one differential encoder interface with a 1-bit digital I/O port.
- 3. The QSB-M provides one single-ended encoder interface (quadrature, PWM or Analog) or one analog input. There is also a 4-bit digital I/O interface, with an option to share 2 I/O lines (step and direction) with an MD2S stepper motor driver interface.

Serial Communication:

The commands are sent in RS-232 format over a virtual COM port connection through the USB. The default factory data rate is 230.4 kb/s, 8 data bits, no parity, 1 stop bit, no flow control. The RTS line must be held low and the DTR line must be held high for normal operation. The QSB can be reset with a high-low-high transition on the DTR line.

Digital I/O:

The digital I/O can be configured as general purpose I/O, as motor step and direction control, or as input/output triggers for the internal quadrature counter. The quadrature counter I/O triggers are listed below:

- 1. Any of the four digital inputs can be configured to capture the current encoder value upon a positive or negative step change in the digital input state. This feature is configured using the DIG I/O CONFIG register.
- 2. Digital output, bit 0, can be configured to output a pulse in response to a quadrature counter index, match, underflow or overflow event. The event trigger is enabled in the MDR1 register. The pulse duration is set using the INTERVAL RATE register.

Command Format:

Commands are sent to the QSB in the format seen in the table below. All commands are composed of a string of ASCII characters terminated by an **EOC** (end of command) sequence. The first field in the command string selects the Command Type; there are three types of commands – **R**ead, **W**rite and **S**tream. Registers, within the QSB, are configured to support different functions. The second field, the **Register** field, selects the register to read or modify. The **Data** field holds the value for the selected



register. The **EOC** field is a command termination sequence. The commands are sent in RS-232 format over a virtual COM port connection through the USB. The data rate is 230.4 kb/s, 8 data bits, no parity, 1 stop bit, no flow control. The RTS line must be held low and the DTR line must be held high for normal operation. The QSB can be reset with a high-low-high transition on the DTR line. NOTE: a backspace character will erase the partially entered command from the command buffer; this is useful when entering commands manually from a terminal.

Command Type[1]	Register[2]	<data[18]></data[18]>	EOC[12]
John Maria Type[±]	11001011 [-]	10 a ta[±110]	

Where:

- "Command Type" is a single upper-case ASCII character indicating an 'R'=read, 'W'=write 'S'=Streaming read.
- "Register" is the index number (see below) of the register being addressed. Range is 00 to FF (two upper or lower case ASCII bytes representing a single hex byte)
- "Data" is the optional value to be written to the selected register (eight ASCII hex bytes representing four hex bytes, 00000000 to FFFFFFFF). All data entered, less than 8 bytes in length, will be internally converted to a positive signed long value. Negative values must be entered as a full 4 bytes in two's-complement format.
- "EOC" is a one to two-byte ASCII character sequence indicating the end of command. The command termination is any single or dual combination of CR and LF characters.

Command Acknowledgement Format:

All commands will be acknowledged. For read commands, the Data will be the requested register value. For write commands, the returned Data value will be the data received. For example, the response to a MODE register "Quadrature Mode" write command will be the ASCII string "w", "00", "00000000", "!", followed by the EOR sequence. At the conclusion of the command response, the QSB is ready to accept another command.

Command Response[1]	Register[2]	Data[8]	<timestamp[8]></timestamp[8]>	'!'	EOR[12]
---------------------	-------------	---------	-------------------------------	-----	---------

Where:

- "Command Response" is a single lower-case ASCII character indicating the Command Type of the last command. An 'r'=read, 'w'=write, 's'=stream, 'e'=error, 'x'=unsupported command.
- "Register" is the index number of the register in the last command. Range is 00 to FF (two ASCII bytes representing a single hex byte).
- "Data" is the value written to, or read from, the selected register (eight ASCII hex bytes representing four hex bytes, 00000000 to FFFFFFFF). Returned data will have added leading 0's



- to fill the entire eight bytes. If the error response is returned, Data will be the incorrect data value sent to the QSB; this value was not written to the device.
- "TimeStamp" is the optional timestamp value recorded at the time the data was read. (eight ASCII hex bytes representing four hex bytes, 00000000 to FFFFFFFF). The timestamp represents the number of counts of a 1.9ms internal clock since the last counter reset or power-up time. The value will roll-over if not reset by a user command.
- "!" exclamation character. Always present; it is used for an end-of-line indicator if no end-of-response termination is selected (see EOR).
- "EOR" is the End-Of-Response termination format selected using the EOR TERMINATION register (see below). It could consist of No Termination, CR, LF, TimeStamp or space delimited formatting. No space delimiter precedes the EOR character.

Special Analog Measurement Command Acknowledgement Format:

The QSB firmware will allow for combined analog and digital I/O signal measurements for higher data speeds; this could be used for an Oscilloscope application. The Analog measurement mode is activated by writing a value of '2' to the MODE register. The measurements could then be streamed. The data output rate and format is controlled by registers: 0x0B, 0x0C and 0x15. For analog measurements, the Data section of the Command Acknowledgement format (seen above), is replaced with the 4-byte (eight-character) Data packet shown below:

Time Stamp [16-bits] Digital I/O [4-bits]	0.0	Analog [10-bits]
---	-----	------------------

Where:

- Time Stamp is a 16-bit 500us counter value (rollover every 32 seconds)
- Digital I/O is the QSB's bit3 bit0 digital input values
- 00 is two zero bit values
- Analog is the 10-bit Analog input value (0 5V)



Command List:

All functions are activated and configured through the following register settings:

Registers	Reg#	Command	Product	Data
		Type	Туре	
MODE	00	R, W	-D, -M, -S	Encoder Modes This bit-flag parameter sets/reports the type of encoder being used and reports the bit resolution of the PWM encoder (when connected). BITS: B7 B6 B5 B4 B3 B2 B1 B0 B1 B0 =00 - QUADRATURE MODE (default) =01 - PWM MODE =10 - ANALOG MODE (*) B2 B3 = Unused B4 = PWM resolution (read only: 1=12-bit, 0=10-bit) B5-7 = Unused (*) See: "Analog Measurement Command Acknowledgement Format" section Data range: 00 – 12
				Duta range: 00 12
DIG I/O	01	R, W, S	-D, -M	Digital I/O A read returns the actual state measured at the four digital I/O bit inputs, bit3 – bit0. A write sets the open-drain output state of the four digital I/O bits. BITS: B3 B2 B1 B0
				1 = Open Drain Output High 0 = Open Drain Output Low In stream mode, a new I/O state is output only if the I/O bit state has changed. A register <i>read</i> will deactivate the streaming mode. Initial state after power up returns to the last saved I/O state (see



DIG I/O CONFIG DIG I/O CONFIG DIG I/O CONFIG DIG I/O Configuration Set the direction and interrupt capability of the digital I/O pins. All I/O port pins will be set "high" after a write to this configuration register; the user must then set the output states to the desired values by writing to the DIG I/O register. BITS: B12 B11 B10 B9 B8 B7 B6 B5 B4 B3 B2 B1 B0 B3 B0 Interrupt Polarity – I/O bit3bit0, 1= high-low, 0= low-high B7 B4 Interrupt enable – I/O bit3bit0, 1=enable, 0=disabled B11 B8 I/O Direction – I/O bit3bit0, 1=output, 0=input B12 Trigger pulse enable, 0=disable When enabled, a trigger event (see register MOR1) causes an output signal on digital I/O bit 0 for a duration specified by the INTERVAL RATE register. The output pulse polarity depends on the initial output state of digital I/O bit 0. An INTERVAL RATE value of 0 only toggles the digital output. The feature is initially disabled, however, the current parameter state is saved with the save-parameters command. NOTE: There is only one I/O input interrupt implemented; it will load the current encoder value into the CAPTURE register. I/O BITS 0 – 4 can all trigger this interrupt. Be careful if the motor drive is enabled, it uses I/O bits 1 and 2. Data range: 0000 - 1FFF MDRO 03 R, W -D, -M, -S Counter Mode Register 0 The MDRO (Mode Register 0) is an 8-bit					register 16 command #3).
DIG I/O CONFIG O2 R, W -D, -M Digital I/O configuration Set the direction and interrupt capability of the digital I/O pins. All I/O port pins will be set "high" after a write to this configuration register; the user must then set the output states to the desired values by writing to the DIG I/O register. BITS: B12 B11 B10 B9 B8 B7 B6 B5 B4 B3 B2 B1 B0 B3 B0 Interrupt Polarity — I/O bit3bit0, 1= high-low, 0= low-high B7 B4 Interrupt enable — I/O bit3bit0, 1=enable, 0=disabled B11 B8 I/O Direction — I/O bit3bit0, 1=output, 0=input B12 Trigger pulse enable — 1=enable, 0=disable When enabled, a trigger event (see register MDR1) causes an output signal on digital I/O bit 0 for a duration specified by the INTERVAL RATE register. The output pulse polarity depends on the initial output state of digital I/O bit 0. An INTERVAL RATE value of 0 only toggles the digital output. The feature is initially disabled; however, the current parameter state is saved with the save-parameters command. NOTE: There is only one I/O input interrupt implemented; it will load the current encoder value into the CAPTURE register. I/O BITS 0 — 4 can all trigger this interrupt. Be careful if the motor drive is enabled, it uses I/O bits 1 and 2. Data range: 0000 - 1FFF MDR0 (Mode Register 0) is an 8-bit					
Set the direction and interrupt capability of the digital I/O pins. All I/O port pins will be set "high" after a write to this configuration register; the user must then set the output states to the desired values by writing to the DIG I/O register. BITS: B12 B11 B10 B9 B8 B7 B6 B5 B4 B3 B2 B1 B0 B3 B0 Interrupt Polarity – I/O bit3bit0, 1= high-low, 0= low-high B7 B4 Interrupt enable – I/O bit3bit0, 1=enable, 0=disabled B11 B8 I/O Direction – I/O bit3bit0, 1=enable, 0=disabled When enabled, a trigger event (see register MDR1) causes an output signal on digital I/O bit 0 for a duration specified by the INTERVAL RATE register. The output pulse polarity depends on the initial output state of digital I/O bit 0. An INTERVAL RATE value of 0 only toggles the digital output. The feature is initially disabled; however, the current parameter state is saved with the save-parameters command. NOTE: There is only one I/O input interrupt implemented; it will load the current encoder value into the CAPTURE register. I/O BITS 0 – 4 can all trigger this interrupt. Be careful if the motor drive is enabled, it uses I/O bits 1 and 2. Data range: 0000 - 1FFF MDRO (Mode Register 0) The MDRO (Mode Register 0) is an 8-bit					Data range: 0 – F
digital I/O pins. All I/O port pins will be set "high" after a write to this configuration register; the user must then set the output states to the desired values by writing to the DIG I/O register. BITS: B12 B11 B10 B9 B8 B7 B6 B5 B4 B3 B2 B1 B0 B3 B0 Interrupt Polarity – I/O bit3bit0, 1= high-low, 0= low-high B7 B4 Interrupt enable – I/O bit3bit0, 1=enable, 0=disabled B11 B8 I/O Direction – I/O bit3bit0, 1=output, 0=input B12 Trigger pulse enable – 1=enable, 0=disable When enabled, a trigger event (see register MDR1) causes an output signal on digital I/O bit 0 for a duration specified by the INTERVAL RATE register. The output pulse polarity depends on the initial output state of digital I/O bit 0. An INTERVAL RATE value of 0 only toggles the digital output. The feature is initially disabled; however, the current parameter state is saved with the save-parameters command. NOTE: There is only one I/O input interrupt implemented; it will load the current encoder value into the CAPTURE register. I/O BITS 0 – 4 can all trigger this interrupt. Be careful if the motor drive is enabled, it uses I/O bits 1 and 2. Data range: 0000 - 1FFF MDR0 03 R, W -D, -M, -S Counter Mode Register 0 The MDR0 (Mode Register 0) is an 8-bit	DIG I/O CONFIG	02	R, W	-D, -M	Digital I/O Configuration
after a write to this configuration register; the user must then set the output states to the desired values by writing to the DIG I/O register. BITS: B12 B11 B10 B9 B8 B7 B6 B5 B4 B3 B2 B1 B0 B3 B0 Interrupt Polarity — I/O bit3bit0, 1= high-low, 0= low-high B7 B4 Interrupt enable — I/O bit3bit0, 1=enable, 0=disabled B11 B8 I/O Direction — I/O bit3bit0, 1=output, 0=input B12 Trigger pulse enable — 1=enable, 0=disable When enabled, a trigger event (see register MDR1) causes an output signal on digital I/O bit 0 for a duration specified by the INTERVAL RATE register. The output pulse polarity depends on the initial output state of digital I/O bit 0. An INTERVAL RATE value of 0 only toggles the digital output. The feature is initially disabled; however, the current parameter state is saved with the save-parameters command. NOTE: There is only one I/O input interrupt implemented; it will load the current encoder value into the CAPTURE register. I/O BITS 0 — 4 can all trigger this interrupt. Be careful if the motor drive is enabled, it uses I/O bits 1 and 2. Data range: 0000 - 1FFF MDR0 03 R, W -D, -M, -S Counter Mode Register 0 The MDR0 (Mode Register 0) is an 8-bit					, , , , , , , , , , , , , , , , , , , ,
user must then set the output states to the desired values by writing to the DIG I/O register. BITS: B12 B11 B10 B9 B8 B7 B6 B5 B4 B3 B2 B1 B0 B3 B0 Interrupt Polarity – I/O bit3bit0, 1= high-low, 0= low-high B7 B4 Interrupt enable – I/O bit3bit0, 1=enable, 0=disabled B11 B8 I/O Direction – I/O bit3bit0, 1=output, 0=input B12 Trigger pulse enable – 1=enable, 0=disable When enabled, a trigger event (see register MDR1) causes an output signal on digital I/O bit 0 for a duration specified by the INTERVAL RATE register. The output pulse polarity depends on the initial output state of digital I/O bit 0. An INTERVAL RATE value of 0 only toggles the digital output. The feature is initially disabled; however, the current parameter state is saved with the save-parameters command. NOTE: There is only one I/O input interrupt implemented; it will load the current encoder value into the CAPTURE register. I/O BITS 0 – 4 can all trigger this interrupt. Be careful if the motor drive is enabled, it uses I/O bits 1 and 2. Data range: 0000 - 1FFF MDR0 03 R, W -D, -M, -S Counter Mode Register 0 The MDR0 (Mode Register 0) is an 8-bit					
desired values by writing to the DIG I/O register. BITS: B12 B11 B10 B9 B8 B7 B6 B5 B4 B3 B2 B1 B0 B3 B0 Interrupt Polarity – I/O bit3bit0, 1= high-low, 0= low-high B7 B4 Interrupt enable – I/O bit3bit0, 1=enable, 0=disabled B11 B8 I/O Direction – I/O bit3bit0, 1=output, 0=input B12 Trigger pulse enable – 1=enable, 0=disable When enabled, a trigger event (see register MDR1) causes an output signal on digital I/O bit 0 for a duration specified by the INTERVAL RATE register. The output pulse polarity depends on the initial output state of digital I/O bit 0. An INTERVAL RATE value of 0 only toggles the digital output. The feature is initially disabled; however, the current parameter state is saved with the save-parameters command. NOTE: There is only one I/O input interrupt implemented; it will load the current encoder value into the CAPTURE register. I/O BITS 0 – 4 can all trigger this interrupt. Be careful if the motor drive is enabled, it uses I/O bits 1 and 2. Data range: 0000 - 1FFF MDR0 03 R, W -D, -M, -S Counter Mode Register 0 The MDR0 (Mode Register 0) is an 8-bit					
BITS: B12 B11 B10 B9 B8 B7 B6 B5 B4 B3 B2 B1 B0 B3 B0 Interrupt Polarity — I/O bit3bit0, 1= high-low, 0= low-high B7 B4 Interrupt enable — I/O bit3bit0, 1=enable, 0=disabled B11 B8 I/O Direction — I/O bit3bit0, 1=output, 0=input B12 Trigger pulse enable — 1=enable, 0=disable When enabled, a trigger event (see register MDR1) causes an output signal on digital I/O bit 0 for a duration specified by the INTERVAL RATE register. The output pulse polarity depends on the initial output state of digital I/O bit 0. An INTERVAL RATE value of 0 only toggles the digital output. The feature is initially disabled; however, the current parameter state is saved with the save-parameters command. NOTE: There is only one I/O input interrupt implemented; it will load the current encoder value into the CAPTURE register. I/O BITS 0 — 4 can all trigger this interrupt. Be careful if the motor drive is enabled, it uses I/O bits 1 and 2. Data range: 0000 - 1FFF MDR0 03 R, W -D, -M, -S Counter Mode Register 0 The MDR0 (Mode Register 0) is an 8-bit					·
B3 B0 Interrupt Polarity – I/O bit3bit0, 1= high-low, 0= low-high B7 B4 Interrupt enable – I/O bit3bit0, 1=enable, O=disabled B11 B8 I/O Direction – I/O bit3bit0, 1=output, 0=input B12 Trigger pulse enable – 1=enable, 0=disable When enabled, a trigger event (see register MDR1) causes an output signal on digital I/O bit 0 for a duration specified by the INTERVAL RATE register. The output pulse polarity depends on the initial output state of digital I/O bit 0. An INTERVAL RATE value of 0 only toggles the digital output. The feature is initially disabled; however, the current parameter state is saved with the save-parameters command. NOTE: There is only one I/O input interrupt implemented; it will load the current encoder value into the CAPTURE register. I/O BITS 0 – 4 can all trigger this interrupt. Be careful if the motor drive is enabled, it uses I/O bits 1 and 2. Data range: 0000 - 1FFF MDR0 03 R, W -D, -M, -S Counter Mode Register 0 The MDR0 (Mode Register 0) is an 8-bit					desired values by writing to the DIG I/O register.
Interrupt Polarity - I/O bit3bit0, 1= high-low, 0= low-high B7 B4 Interrupt enable - I/O bit3bit0, 1=enable, 0=disabled B11 B8 I/O Direction - I/O bit3bit0, 1=output, 0=input B12 Trigger pulse enable - 1=enable, 0=disable When enabled, a trigger event (see register MDR1) causes an output signal on digital I/O bit 0 for a duration specified by the INTERVAL RATE register. The output pulse polarity depends on the initial output state of digital I/O bit 0. An INTERVAL RATE vegister. The feature is initially disabled; however, the current parameter state is saved with the save-parameters command. NOTE: There is only one I/O input interrupt implemented; it will load the current encoder value into the CAPTURE register. I/O BITS 0 - 4 can all trigger this interrupt. Be careful if the motor drive is enabled, it uses I/O bits 1 and 2. Data range: 0000 - 1FFF Data range: 00000 - 1FFF Data ra					BITS: B12 B11 B10 B9 B8 B7 B6 B5 B4 B3 B2 B1 B0
low-high B7 B4 Interrupt enable - I/O bit3bit0, 1=enable, 0=disabled B11 B8 I/O Direction - I/O bit3bit0, 1=output, 0=input B12 Trigger pulse enable - 1=enable, 0=disable When enabled, a trigger event (see register MDR1) causes an output signal on digital I/O bit 0 for a duration specified by the INTERVAL RATE register. The output pulse polarity depends on the initial output state of digital I/O bit 0. An INTERVAL RATE value of 0 only toggles the digital output. The feature is initially disabled; however, the current parameter state is saved with the save-parameters command. NOTE: There is only one I/O input interrupt implemented; it will load the current encoder value into the CAPTURE register. I/O BITS 0 - 4 can all trigger this interrupt. Be careful if the motor drive is enabled, it uses I/O bits 1 and 2. Data range: 0000 - 1FFF					B3 B0
B7 B4 Interrupt enable – I/O bit3bit0, 1=enable, O-disabled B11 B8 I/O Direction – I/O bit3bit0, 1=output, 0=input B12 Trigger pulse enable – 1=enable, 0=disable When enabled, a trigger event (see register MDR1) causes an output signal on digital I/O bit 0 for a duration specified by the INTERVAL RATE register. The output pulse polarity depends on the initial output state of digital I/O bit 0. An INTERVAL RATE value of 0 only toggles the digital output. The feature is initially disabled; however, the current parameter state is saved with the save-parameters command. NOTE: There is only one I/O input interrupt implemented; it will load the current encoder value into the CAPTURE register. I/O BITS 0 – 4 can all trigger this interrupt. Be careful if the motor drive is enabled, it uses I/O bits 1 and 2. Data range: 0000 - 1FFF MDR0 O3 R, W -D, -M, -S Counter Mode Register 0 The MDR0 (Mode Register 0) is an 8-bit					Interrupt Polarity – I/O bit3bit0, 1= high-low, 0=
Interrupt enable – I/O bit3bit0, 1=enable, 0=disabled B11 B8 I/O Direction – I/O bit3bit0, 1=output, 0=input B12 Trigger pulse enable – 1=enable, 0=disable When enabled, a trigger event (see register MDR1) causes an output signal on digital I/O bit 0 for a duration specified by the INTERVAL RATE register. The output pulse polarity depends on the initial output state of digital I/O bit 0. An INTERVAL RATE value of 0 only toggles the digital output. The feature is initially disabled; however, the current parameter state is saved with the save-parameters command. NOTE: There is only one I/O input interrupt implemented; it will load the current encoder value into the CAPTURE register. I/O BITS 0 – 4 can all trigger this interrupt. Be careful if the motor drive is enabled, it uses I/O bits 1 and 2. Data range: 0000 - 1FFF MDRO O3 R, W -D, -M, -S Counter Mode Register 0 The MDRO (Mode Register 0) is an 8-bit					_
O=disabled B11 B8 I/O Direction – I/O bit3bit0, 1=output, 0=input B12 Trigger pulse enable – 1=enable, 0=disable When enabled, a trigger event (see register MDR1) causes an output signal on digital I/O bit 0 for a duration specified by the INTERVAL RATE register. The output pulse polarity depends on the initial output state of digital I/O bit 0. An INTERVAL RATE value of 0 only toggles the digital output. The feature is initially disabled; however, the current parameter state is saved with the save-parameters command. NOTE: There is only one I/O input interrupt implemented; it will load the current encoder value into the CAPTURE register. I/O BITS 0 – 4 can all trigger this interrupt. Be careful if the motor drive is enabled, it uses I/O bits 1 and 2. Data range: 0000 - 1FFF MDR0 O3 R, W -D, -M, -S Counter Mode Register 0 The MDR0 (Mode Register 0) is an 8-bit					
B11 B8 J/O Direction – I/O bit3bit0, 1=output, 0=input B12 Trigger pulse enable – 1=enable, 0=disable When enabled, a trigger event (see register MDR1) causes an output signal on digital I/O bit 0 for a duration specified by the INTERVAL RATE register. The output pulse polarity depends on the initial output state of digital I/O bit 0. An INTERVAL RATE value of 0 only toggles the digital output. The feature is initially disabled; however, the current parameter state is saved with the save-parameters command. NOTE: There is only one I/O input interrupt implemented; it will load the current encoder value into the CAPTURE register. I/O BITS 0 – 4 can all trigger this interrupt. Be careful if the motor drive is enabled, it uses I/O bits 1 and 2. Data range: 0000 - 1FFF					· · · · · · · · · · · · · · · · · · ·
I/O Direction - I/O bit3bit0, 1=output, 0=input B12 Trigger pulse enable - 1=enable, 0=disable When enabled, a trigger event (see register MDR1) causes an output signal on digital I/O bit 0 for a duration specified by the INTERVAL RATE register. The output pulse polarity depends on the initial output state of digital I/O bit 0. An INTERVAL RATE value of 0 only toggles the digital output. The feature is initially disabled; however, the current parameter state is saved with the save-parameters command. NOTE: There is only one I/O input interrupt implemented; it will load the current encoder value into the CAPTURE register. I/O BITS 0 - 4 can all trigger this interrupt. Be careful if the motor drive is enabled, it uses I/O bits 1 and 2. Data range: 0000 - 1FFF					
B12 Trigger pulse enable – 1=enable, 0=disable When enabled, a trigger event (see register MDR1) causes an output signal on digital I/O bit 0 for a duration specified by the INTERVAL RATE register. The output pulse polarity depends on the initial output state of digital I/O bit 0. An INTERVAL RATE value of 0 only toggles the digital output. The feature is initially disabled; however, the current parameter state is saved with the save-parameters command. NOTE: There is only one I/O input interrupt implemented; it will load the current encoder value into the CAPTURE register. I/O BITS 0 – 4 can all trigger this interrupt. Be careful if the motor drive is enabled, it uses I/O bits 1 and 2. Data range: 0000 - 1FFF MDRO O3 R, W -D, -M, -S Counter Mode Register 0 The MDRO (Mode Register 0) is an 8-bit					
Trigger pulse enable – 1=enable, 0=disable When enabled, a trigger event (see register MDR1) causes an output signal on digital I/O bit 0 for a duration specified by the INTERVAL RATE register. The output pulse polarity depends on the initial output state of digital I/O bit 0. An INTERVAL RATE value of 0 only toggles the digital output. The feature is initially disabled; however, the current parameter state is saved with the save-parameters command. NOTE: There is only one I/O input interrupt implemented; it will load the current encoder value into the CAPTURE register. I/O BITS 0 – 4 can all trigger this interrupt. Be careful if the motor drive is enabled, it uses I/O bits 1 and 2. Data range: 0000 - 1FFF MDR0 03 R, W -D, -M, -S Counter Mode Register 0 The MDR0 (Mode Register 0) is an 8-bit					· · · · · · · · · · · · · · · · · · ·
When enabled, a trigger event (see register MDR1) causes an output signal on digital I/O bit 0 for a duration specified by the INTERVAL RATE register. The output pulse polarity depends on the initial output state of digital I/O bit 0. An INTERVAL RATE value of 0 only toggles the digital output. The feature is initially disabled; however, the current parameter state is saved with the save-parameters command. NOTE: There is only one I/O input interrupt implemented; it will load the current encoder value into the CAPTURE register. I/O BITS 0 – 4 can all trigger this interrupt. Be careful if the motor drive is enabled, it uses I/O bits 1 and 2. Data range: 0000 - 1FFF MDR0 O3 R, W -D, -M, -S Counter Mode Register 0 The MDR0 (Mode Register 0) is an 8-bit					
MDR1) causes an output signal on digital I/O bit 0 for a duration specified by the INTERVAL RATE register. The output pulse polarity depends on the initial output state of digital I/O bit 0. An INTERVAL RATE value of 0 only toggles the digital output. The feature is initially disabled; however, the current parameter state is saved with the save-parameters command. NOTE: There is only one I/O input interrupt implemented; it will load the current encoder value into the CAPTURE register. I/O BITS 0 – 4 can all trigger this interrupt. Be careful if the motor drive is enabled, it uses I/O bits 1 and 2. Data range: 0000 - 1FFF MDR0 O3 R, W -D, -M, -S Counter Mode Register 0 The MDR0 (Mode Register 0) is an 8-bit					· · · · · · · · · · · · · · · · · · ·
for a duration specified by the INTERVAL RATE register. The output pulse polarity depends on the initial output state of digital I/O bit 0. An INTERVAL RATE value of 0 only toggles the digital output. The feature is initially disabled; however, the current parameter state is saved with the save-parameters command. NOTE: There is only one I/O input interrupt implemented; it will load the current encoder value into the CAPTURE register. I/O BITS 0 – 4 can all trigger this interrupt. Be careful if the motor drive is enabled, it uses I/O bits 1 and 2. Data range: 0000 - 1FFF MDRO O3 R, W -D, -M, -S Counter Mode Register 0 The MDRO (Mode Register 0) is an 8-bit					
register. The output pulse polarity depends on the initial output state of digital I/O bit 0. An INTERVAL RATE value of 0 only toggles the digital output. The feature is initially disabled; however, the current parameter state is saved with the save-parameters command. NOTE: There is only one I/O input interrupt implemented; it will load the current encoder value into the CAPTURE register. I/O BITS 0 – 4 can all trigger this interrupt. Be careful if the motor drive is enabled, it uses I/O bits 1 and 2. Data range: 0000 - 1FFF MDRO O3 R, W -D, -M, -S Counter Mode Register 0 The MDRO (Mode Register 0) is an 8-bit					, , , , , , , , , , , , , , , , , , , ,
INTERVAL RATE value of 0 only toggles the digital output. The feature is initially disabled; however, the current parameter state is saved with the save-parameters command. NOTE: There is only one I/O input interrupt implemented; it will load the current encoder value into the CAPTURE register. I/O BITS 0 – 4 can all trigger this interrupt. Be careful if the motor drive is enabled, it uses I/O bits 1 and 2. Data range: 0000 - 1FFF MDRO O3 R, W -D, -M, -S Counter Mode Register 0 The MDRO (Mode Register 0) is an 8-bit					· · · · · · · · · · · · · · · · · · ·
output. The feature is initially disabled; however, the current parameter state is saved with the save-parameters command. NOTE: There is only one I/O input interrupt implemented; it will load the current encoder value into the CAPTURE register. I/O BITS 0 – 4 can all trigger this interrupt. Be careful if the motor drive is enabled, it uses I/O bits 1 and 2. Data range: 0000 - 1FFF MDRO O3 R, W -D, -M, -S Counter Mode Register 0 The MDRO (Mode Register 0) is an 8-bit					
the current parameter state is saved with the save-parameters command. NOTE: There is only one I/O input interrupt implemented; it will load the current encoder value into the CAPTURE register. I/O BITS 0 – 4 can all trigger this interrupt. Be careful if the motor drive is enabled, it uses I/O bits 1 and 2. Data range: 0000 - 1FFF MDRO O3 R, W -D, -M, -S Counter Mode Register 0 The MDRO (Mode Register 0) is an 8-bit					INTERVAL RATE value of 0 only toggles the digital
NOTE: There is only one I/O input interrupt implemented; it will load the current encoder value into the CAPTURE register. I/O BITS 0 – 4 can all trigger this interrupt. Be careful if the motor drive is enabled, it uses I/O bits 1 and 2. Data range: 0000 - 1FFF MDRO O3 R, W -D, -M, -S Counter Mode Register 0 The MDRO (Mode Register 0) is an 8-bit					output. The feature is initially disabled; however,
NOTE: There is only one I/O input interrupt implemented; it will load the current encoder value into the CAPTURE register. I/O BITS 0 – 4 can all trigger this interrupt. Be careful if the motor drive is enabled, it uses I/O bits 1 and 2. Data range: 0000 - 1FFF MDRO O3 R, W -D, -M, -S Counter Mode Register O The MDRO (Mode Register O) is an 8-bit					the current parameter state is saved with the
implemented; it will load the current encoder value into the CAPTURE register. I/O BITS 0 – 4 can all trigger this interrupt. Be careful if the motor drive is enabled, it uses I/O bits 1 and 2. Data range: 0000 - 1FFF MDRO O3 R, W -D, -M, -S Counter Mode Register 0 The MDRO (Mode Register 0) is an 8-bit					save-parameters command.
implemented; it will load the current encoder value into the CAPTURE register. I/O BITS 0 – 4 can all trigger this interrupt. Be careful if the motor drive is enabled, it uses I/O bits 1 and 2. Data range: 0000 - 1FFF MDRO O3 R, W -D, -M, -S Counter Mode Register 0 The MDRO (Mode Register 0) is an 8-bit					NOTE: There is only one I/O input interrupt
value into the CAPTURE register. I/O BITS 0 – 4 can all trigger this interrupt. Be careful if the motor drive is enabled, it uses I/O bits 1 and 2. Data range: 0000 - 1FFF MDRO O3 R, W -D, -M, -S Counter Mode Register 0 The MDRO (Mode Register 0) is an 8-bit					1
can all trigger this interrupt. Be careful if the motor drive is enabled, it uses I/O bits 1 and 2. Data range: 0000 - 1FFF MDRO O3 R, W -D, -M, -S Counter Mode Register 0 The MDRO (Mode Register 0) is an 8-bit					
motor drive is enabled, it uses I/O bits 1 and 2. Data range: 0000 - 1FFF MDRO O3 R, W -D, -M, -S Counter Mode Register 0 The MDRO (Mode Register 0) is an 8-bit					
MDRO 03 R, W -D, -M, -S Counter Mode Register 0 The MDRO (Mode Register 0) is an 8-bit					
MDRO 03 R, W -D, -M, -S Counter Mode Register 0 The MDRO (Mode Register 0) is an 8-bit					
The MDR0 (Mode Register 0) is an 8-bit					Data range: 0000 - 1FFF
The MDR0 (Mode Register 0) is an 8-bit	MDR0	03	R. W	-DMS	Counter Mode Register 0
			.,		· · · · · · · · · · · · · · · · · · ·
i i i i i i i i i i i i i i i i i i i					read/write register that sets up the operating



mode for the internal LS7366R counter. The following is a breakdown of the MDR0 bits:

BITS: B7 B6 B5 B4 B3 B2 B1 B0

B1 B0

- = 00: non-quadrature count mode. (A = clock, B = direction).
- = 01: x1 quadrature count mode (one count per quadrature cycle).
- = 10: x2 quadrature count mode (two counts per quadrature cycle).
- = 11: x4 quadrature count mode (four counts per quadrature cycle).

B3 B2

- = 00: free-running count mode.
- = 01: single-cycle count mode. The counter is disabled with a carry or borrow (32-bit counter) and re-enabled with reset or load.
- = 10: range-limit count mode. Up and down count-ranges are limited between DTR and zero, respectively; counting freezes at these limits but resumes when direction reverses.
- = 11: modulo-n count mode. The DTR register is used as the counter rollover value.

B5 B4

- = 00: disable index.
- = 01: configure index as the "load CNTR" input (transfers DTR to CNTR).
- = 10: configure index as the "reset CNTR" input (clears CNTR to 0).
- = 11: configure index as the "load OTR" input (transfers CNTR to OTR).

В6

- = 0: Asynchronous Index
- = 1: Synchronous Index (overridden in nonquadrature mode)
- B7 (note: The filter clock input is 24MHz)
- = 0: Filter clock division factor = 1
- = 1: Filter clock division factor = 2



				Data range: 00 - FF
MDR1	04	R, W	-D, -M, -S	Counter Mode Register 1 The MDR1 (Mode Register 1) is an 9-bit read/write register which is appended to MDR0 for additional modes.
				BITS: B8 B7 B6 B5 B4 B3 B2 B1 B0
				B1 B0 = Reserved – always set to 00 (32-bit counter mode only)
				B2 = 0: Enable counting = 1: Disable counting
				B3: Encoder Index Polarity = 0: Non invert index (USD encoder default) = 1: Invert Index
				B4 Trigger/Capture on Index = 0: Disable = 1: Enable
				B5 Trigger on Match = 0: Disable = 1: Enable
				B6 Trigger on Underflow = 0: Disable = 1: Enable
				B7 Trigger on Overflow = 0: Disable = 1: Enable
				B8 Counter Direction =0: Count-up mode (quad encoder only) =1: Count-down mode (quad encoder only)
				NOTE: Capture-on-x causes the current quadrature counter value to be captured on the event. Also, an output pulse is generated, on



				Digital I/O bit 0, if a trigger-on-x flag is set. Bit- 12, of the I/O Config register, must also be enabled in both cases for a capture or output pulse to occur. Data range: 00 - 1FF
CAPTURE	05	R, S	-D, -M, -S	Counter Capture Register This register contains the value of the quadrature state counter captured during a index capture event (see MDR1) or the encoder value captured at an interrupt event on a digital I/O bit. In streaming mode, a new value is output when the register value changes. A read of this register will cancel the streaming mode if enabled. Data range: 00000000 - FFFFFFFF
STR	06	R, S	-D, -M, -S	Counter Status Register Stores count related status information. BITS: B7 B6 B5 B4 B3 B2 B1 B0 B7 = CY - Carry (CNTR overflow) latch B6 = BW - Borrow (CNTR underflow) latch B5 = CMP - Compare (CNTR = DTR) latch B4 = IDX - Index latch B3 = CEN - Count enable status: 0: counting disabled, 1: counting enabled B2 = PLS - Power loss indicator latch; set upon power up B1 = U/D - Count direction indicator: 0: count down, 1: count up. B0 = S - Sign bit. Set to 1 on underflow, set to 0 on overflow. In streaming mode, a new value is output when the register value changes. A read of this register will cancel the streaming mode if enabled. Data range: 00 - FF
OTR	07	R	-D, -M, -S	Output Transfer Register The OTR is a drop-off site for instantaneous CNTR data which can then be read without interfering with the counting process.



				Data range: 00000000 - FFFFFFFF
DTR	08	R, W	-D, -M, -S	Input Transfer Register The DTR data can be transferred into the counter (CNTR) under program control or by hardware index signal. In compare operations, whereby compare flag is set, the DTR is compared with the CNTR.
CLEAR REG	09	W	-D, -M, -S	Data range: 00000000 - FFFFFFFF Clear Selected Counter Registers The following registers can be cleared to 0: 0 = MDR0 1 = MDR1 2 = CNTR 3 = STR Data range: 0 - 3
LOAD REG	0A	W	-D, -M, -S	Load Selected Registers The following registers can be loaded: 0 = Transfer DTR to CNTR 1 = Transfer CNTR to OTR Data range: 0 – 1
THRESHOLD	ОВ	R, W	-D, -M, -S	Encoder Count Threshold This sets the absolute count threshold, between the previous count value and the current count value, before a new output value is reported at the selected interval rate. A value of 0 will output all values at the selected interval rate. Data range: 0000 - FFFF
INTERVAL RATE	OC	R, W	-D, -M, -S	Data Output Interval Rate This sets the data output display rate in 1.9ms steps (1/512 Hz clock). A value of 0xFFFF will disable the streaming output. A value of 0x0000 would output the data as fast as possible. For example, a value of 1 = 1.9ms delay, 2 = 3.8ms delay and so on. Data range: 0000 – FFFF
TIME STAMP	0D	R, W	-D, -M, -S	Time Stamp Value The time stamp counter is a 32-bit counter



				incremented every 1.9ms (1/512Hz clock). It is used to time-stamp data that is saved in the on board RAM chip. This counter is cleared on a power-cycle or by this command; write a 1 to this register to clear the timer. A read will return the current 32-bit time stamp value. If not reset, a counter rollover will happen every 94.5 days. Data range: 00000000-FFFFFFFFF
READ ENCODER	OE	R, S	-D, -M, -S	Read the Current Encoder Value Read the value of the encoder. If in Quadrature mode, the encoder value will be returned as a 32-bit value. If in PWM mode, a 12/10-bit (4 character, leading 0) value will be returned. If in Analog mode, a 10-bit value will be returned. In stream mode, the new encoder value is output at a rate set by the INTERVAL RATE and THRESHOLD parameters. A read of the encoder value will disable the streaming mode. Data range: 00000000 – FFFFFFFF
MD STEP RATE	OF	R, W	-M	MD2: Motor Step Rate Set motor step rate from 32 – 13000 steps/second. Motor rate will change in increments of 16 steps/second. (hex 20 – 32C8 steps/second) Data range: 00000020 – 000032C8
MD ACCEL	10	R, W	-M	MD2: Motor Step Acceleration Set motor step acceleration from 64 – 360000 steps/second^2. Motor acceleration will change in increments of 16 steps/second^2. (0x40 – 0x57E40 steps/second^2) Data range: 00000040 – 00057E40
MD MOVE STEPS	11	R,W	-M	MD2: Motor Steps to Move Number of steps to move. Range + - (2^31)-1 (negative value indicates direction) Data range: 80000001 to 7FFFFFFF
MD JOG RATE	12	R, W	-M	MD2: Motor Jog Rate Motor rate in steps/second. Motor rate will



				shound in increments of 4.5 stars /sassal
				change in increments of 16 steps/second.
				Range -13000 to 13000. (hex +- 32C8)
				Data range: FFFFCD38 to 000032C8
MD STATUS	13	R, S	-M	MD2: Request Motor Movement Status
				BITS: B4 B3 B2 B1 B0
				B0 = Done/Ready
				B1 = Moving
				B2 = Paused
				B3 = Jogging
				B4 = Motor Enabled
				In stream mode, the new MD STATUS is output
				upon a state change. A read of MD STATUS will
				cancel the streaming mode.
				Data range: 0 – 1F
VERSION	14	R	-D, -M, -S	QSB SN, Product Type and Firmware Version
				Returns the 5-digit device serial number, one-
				digit product type and two-digit firmware
				version. In the eight digit response, the first five
				most significant digits are the serial number, the
				next digit is the product type and the last two
				digits are the firmware version.
				Product type code:
				0 = QSB-D
				1 = QSB-M
				2 = QSB-S
				Example, 00001201 = SN: 00001, Type: QSB-S,
				Version: 01
				Data range: 00000000 - FFFFFFFF
EOR	15	R, W	-D, -M, -S	EOR (End Of Response) Termination and
				<u>Formatting</u>
				This command defines the type of formatting for
				the command response termination. Each
				feature is enabled with a bit=1 or disabled with a



				bit=0. The default value is: 0x0b.
				BITS: B3 B2 B1 B0
				B0 = Line Feed
				B1 = Carriage Return
				B2 = 4-byte Time Stamp appended to response
				B3 = Spaces between returned fields
				Data range: 0 – F
COMMAND	16	W	-D, -M, -S	Execute QSB Command Function
			Data=1: -D and -S Data=all: -M	0 = Motor is immediately stopped. Encoder, Digital I/O and MD Status streaming data outputs are deactivated. Motor drive status is set to the inactive state; digital I/O port is returned to the last saved state (see command #3 below).
				1 = Deactivate Encoder, Digital I/O and MD Status streaming data outputs.
				2 = Activate motor drive mode; digital I/O bits 1 and 2 are reserved for motor drive.
				3 = Save Parameters: save register# 00 – 04, 08, 0B, 0C, 0F – 12, 15. Save motor drive enable state flag (command #2 above).
				4 = Motor Stop - Stop the motor using the MD ACCEL rate.
				5 = Motor Quit -Immediately stop the motor.
				6 = Motor Pause - Pause the motor using the MD ACCEL rate.
				7 = Motor Resume - Resume motor operation if previously stopped using the Motor Pause command. Use the programmed motor acceleration.
				8 = Motor Move – Move the selected number of

MD MOVE STEPS.
9 = Motor Jog – Jog at the selected MD JOG RATE.
XOA = Communication Baud Rate Selection — (firmware version >= 13) where X = 0 - 9600 Baud 1 - 19200 Baud 2 - 38400 Baud 3 - 56000 Baud 4 - 115200 Baud 5 - 128000 Baud 6 - 230400 Baud (factory default) 7 - 256000 Baud
The new Baud rate is permanently saved between power cycles. Example: 60A = 230.4kB Data range: 0 – A